Papers - Toshiki Kanamoto
-
A Study on Minimizing Energy Consunption in Ultra-Low Voltage Circuits
Kentaro Taki, Masashi Imai, Toshiki Kanamoto
2017 6th IPSJ Tohoku section Workshop 2017.2
-
Realization of low noise asynchronous circuit by handshake circuit multiplexing
Tatsuya Ishikawa, Toshiki Kanamoto, Masashi Imai
2017 6th IPSJ Tohoku section Workshop 2017.2
-
Realization of High Performance Asynchronous Circuit Under Ultra Low Voltage Environment
Ryuhei Tachika, Toshiki Kanamoto, Masashi Imai
2017 6th IPSJ Tohoku section Workshop 2017.2
-
Experimental Evaluation of FPGAsPerformance Variation using Multistage Ring Oscillator
Komei Masukawa, Masashi Imai, Toshiki Kanamoto
2017 6th IPSJ Tohoku section Workshop 2017.2
-
Thermal-Aware Tile-Based Block Placement for 3D ICs
Tohoku-Section Joint Convention Record of Institutes of Electrical and Information Engineers, Japan 2017 ( 0 ) 18 - 18 2017
-
Accurate prediction of interconnect capacitance in Self-Aligned Quadruple Patterning
T. Kanamoto, H. Ammo, T. Hasegawa, S. Kobayashi, T. Fukuda and M. Kawano
2016 IEEE 20th Workshop on 2016 IEEE 20th Workshop 2016.5
-
A new EMI-noise reduction method in LSI-Package-Board system
Takashi Hasegawa, Toshiki Kanamoto, Hiroaki Ammo, Masaharu Kawano, Toshikazu Fukuda, Sachiko Kobayashi, Atsushi Kurokawa
2016 IEEE 20th Workshop on Signal and Power Integrity (SPI) 2016.5
-
Structure optimization for timing in nano scale FinFET
Toshiki Kanamoto, Takeichiro Akamine, Hiroaki Ammo, Takashi Hasegawa, Kouhei Shimizu, Yoshinori Kumano, Masaharu Kawano, Atsushi Kurokawa
IEICE ELECTRONICS EXPRESS 12 ( 9 ) 2015.5
-
Structure optimization for timing in nano scale FinFET
Kanamoto Toshiki, Akamine Takeichiro, Ammo Hiroaki, Hasegawa Takashi, Shimizu Kouhei, Kumano Yoshinori, Kawano Masaharu, Kurokawa Atsushi
IEICE Electron. Express 12 ( 9 ) 20150297 - 20150297 2015.4
-
Resistivity-based modeling of substrate non-uniformity for low-resistivity substrate
Kanamoto Toshiki, Inaba Hisato, Chiba Toshiharu, Ogasahara Yasuhiro
IEICE Electron. Express 11 ( 3 ) 20130813 - 20130813 2014.4
-
Resistivity-based modeling of substrate non-uniformity for low-resistivity substrate
Toshiki Kanamoto, Hisato Inaba, Toshiharu Chiba, Yasuhiro Ogasahara
IEICE ELECTRONICS EXPRESS 11 ( 3 ) 2014
-
Supply Noise Suppression by Triple-Well Structure
Yasuhiro Ogasahara, Masanori Hashimoto, Toshiki Kanamoto, Takao Onoye
IEEE Transactions on Very Large Scale Integration (VLSI) Systems 21 ( 4 ) 781 - 785 2013.4
-
Modeling of Reduced Surface Field Laterally Diffused Metal Oxide Semiconductor for Accurate Prediction of Junction Condition on Device Characteristics
Takashi Saito, Akihiro Tanaka, Takuro Hayashi, Hideyuki Kikuchihara, Toshiki Kanamoto, Hiroo Masuda, Masataka Miyake, Shuhei Amakawa, Hans J. Mattausch, Michiko Miura-Mattausch
JAPANESE JOURNAL OF APPLIED PHYSICS 50 ( 4 ) 2011.4
-
A New LDMOS Transistor Macro-Modeling for Accurately Predicting Bias Dependence of Gate-Overlap Capacitance
Takashi Saito, Toshiki Kanamoto, Saiko Kobayashi, Nobuhiko Goto, Takao Sato, Hitoshi Sugihara, Hiroo Masuda
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES E93A ( 9 ) 1605 - 1611 2010.9
-
Exhaustive and Systematic Accuracy Verification and Enhancement of STI Stress Compact Model for General Realistic Layout Patterns
Kenta Yamada, Toshiyuki Syo, Hisao Yoshimura, Masaru Ito, Tatsuya Kunikiyo, Toshiki Kanamoto, Shigetaka Kumashiro
IEICE TRANSACTIONS ON ELECTRONICS E93C ( 8 ) 1349 - 1358 2010.8
-
Impact of Self-Heating in Wire Interconnection on Timing
Toshiki Kanamoto, Takaaki Okumura, Katsuhiro Furukawa, Hiroshi Takafuji, Atsushi Kurokawa, Koutaro Hachiya, Tsuyoshi Sakata, Masakazu Tanaka, Hidenari Nakashima, Hiroo Masuda, Takashi Sato, Masanori Hashimoto
IEICE TRANSACTIONS ON ELECTRONICS E93C ( 3 ) 388 - 392 2010.3
-
Interconnect Modeling: A Physical Design Perspective
Atsushi Kurokawa, Takashi Sato, Toshiki Kanamoto, Masanori Hashimoto
IEEE TRANSACTIONS ON ELECTRON DEVICES 56 ( 9 ) 1840 - 1851 2009.9
-
An approach for reducing leakage current variation due to manufacturing variability
Tsuyoshi Sakata, Takaaki Okumura, Atsushi Kurokawa, Hidenari Nakashima, Hiroo Masuda, Takashi Sato, Masanori Hashimoto, Koutaro Hachiya, Katsuhiro Furukawa, Masakazu Tanaka, Hiroshi Takafuji, Toshiki Kanamoto
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E92-A ( 12 ) 3016 - 3023 2009
-
Improvement in computational accuracy of output transition time variation considering threshold voltage variations
Takaaki Okumura, Atsushi Kurokawa, Hiroo Masuda, Toshiki Kanamoto, Masanori Hashimoto, Hiroshi Takafuji, Hidenari Nakashima, Nobuto Ono, Tsuyoshi Sakata, Takashi Sato
IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences E92-A ( 4 ) 990 - 997 2009
-
Impact of Well Edge Proximity Effect on Timing
Toshiki Kanamoto, Yasuhiro Ogasahara, Keiko Natsume, Kenji Yamaguchi, Hiroyuki Amishiro, Tetsuya Watanabe, Masanori Hashimoto
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES E91A ( 12 ) 3461 - 3464 2008.12