Papers - IMAI Masashi
-
Impact of On-Chip Interconnects on Vertical Signal Propagation in 3D ICs
Nanako Niioka, Masayuki Watanabe, Rosely Karel, Tetsuya Kobayashi, Masashi Imai, Masa-aki Fukase, and Atsushi Kurokawa
Proc. of APCCAS2014 2014.11
-
Scan Test of Asynchronous Circuits based on 2Phase Handshaking Protocol
Kyohei Terayama, Masashi Imai, Atsushi Kurokawa
IEEJ Society C 765 - 770 2014.9
-
A Study of Multi-way Arbiter Implementation Methods for High-Speed Communication Asynchronous Circuits
Masashi Imai, Atsushi Kurokawa
IEEJ Society C 771 - 776 2014.9
-
Synthesis Library for Asynchronous Fine-grain Pipeline Circuits using DDL Elements
Masashi Imai
73 - 78 2014.8
-
Modeling and analysis of vertical interconnects in 3D ICs
Nanako Niioka, Masashi Imai, Masa-aki Fukase, Rosely Karel, Tetsuya Koba\ yashi, and Atsushi Kurokawa
Proc. Tohoku-Section J\ oint Convention of Institutes of Electrical and Information Engineers (IEEE Student Session) 1A03 2014.8
-
Substrate contact effect on TSV-to-TSV coupling
Rosely Karel, Masa-aki Fukase, Masashi Imai, Nanako Niioka, Tetsuya Koba\ yashi, and Atsushi Kurokawa
Proc. Tohoku\ -Section Joint Convention of Institutes of Electrical and Information Engineers (IEEE Student Session) 1A04 2014.8
-
Synthesis Library for Asynchronous Fine-grain Pipeline Circuits using DDL Elements
Masashi Imai
Proc DAS2014 73 - 78 2014.8
-
Substrate contact effect on TSV-to-TSV coupling
Rosely Karel, Masa-aki Fukase, Masashi Imai, Nanako Niioka, Tetsuya Kobayashi, Atsushi Kurokaw
Proc. Tohoku-Section Joint Convention of Institutes of Electrical and Information Engineers (IEEE Student Session) 1A04 2014.8
-
Modeling and analysis of vertical interconnects in 3D ICs
Nanako Niioka, Masashi Imai, Masa-aki Fukase, Rosely Karel, Tetsuya Kobayashi, Atsushi Kurokawa
Proc. Tohoku-Section Joint Convention of Institutes of Electrical and Information Engineers (IEEE Student Session) 1A03 2014.8
-
Multiple-Clock Multiple-Edge-Triggered Multiple-Bit Flip-flops for Two-Phase Handshaking Asynchronous Circuits
Masashi Imai, Tomohiro Yoneda
Proc. ISCAS2014 2014.6
-
The Frontline of Dependable VLSI Systems 2014
Masashi Imai
2014.6
-
High-Throughput Partially Parallel Inter-chip Link Architecture for Asynchronous Multi-Chip NoCs
Naoya Onizawa, Akira Mochizuki, Hirokatsu Shirahama, Masashi Imai, Tomohiro Yoneda, Tadahiro Hanyu
IEICE Trans on Inf.&Syst. E97-D ( 6 ) 1546 - 1556 2014.6
-
The Frontline of Dependable VLSI Systems 2014
Masashi Imai
WIT2014 2014.6
-
Construction of Design Environment for Asynchronous Circuits using DDL Cell Library
Masashi Imai, Hiromasa Igarashi, Sanshiro Kudo
Technical Report of IEICE 3 - 8 2014.4
-
Scan test of MOUSETRAP pipeline circuit
Kyohei Terayama, Masashi Imai
49 - 49 2014.3
-
Substrate Contact Effect on TSV-to-TSV Coupling
Tohoku-Section Joint Convention Record of Institutes of Electrical and Information Engineers, Japan 2014 ( 0 ) 4 - 4 2014
-
Modeling and Analysis of Vertical Interconnects in 3D ICs
Tohoku-Section Joint Convention Record of Institutes of Electrical and Information Engineers, Japan 2014 ( 0 ) 3 - 3 2014
-
Variability Evaluation and Characterization of Multi-clock Dual-Edge-Triggered FlipFlops
Masashi Imai, Tomohiro Yoneda
Proc. IEEE/ACM Workshop on Variability Modeling and Characterization 2013 2013.11
-
Proposal of Double-clock and Dual-Edge-Triggered Flip-Flops for Asynchronous Circuits
VLD2013 2013.10
-
Fault Diagnosis and Reconfiguration Method for Network-on-Chip Based Multiple Processor Systems with Restricted Private Memories
Masashi Imai, Tomohiro Yoneda
IEICE Trans on Inf.&Syst. E96-D ( 9 ) 1914 - 1925 2013.9